| |
1 |
'''[wiki:GraspSwControllerCmd reset]''' |
| |
2 |
|
| |
3 |
[[TracNav(GraspContents)]] |
| |
4 |
|
| |
5 |
||Command:||'''reset'''|| |
| |
6 |
||Contexts:||Network socket, serial console.|| |
| |
7 |
||Function:||Resets the STARGRASP FPGA board into its power-on state, "stage1".|| |
| |
8 |
||Required Parameters:||none.|| |
| |
9 |
||Optional Parameters:||none.|| |
| |
10 |
|
| |
11 |
This command does not reset any analog functions. Specifically, |
| |
12 |
DAC outputs get left where they were and only the CPU in the FPGA |
| |
13 |
is reset. Use "dac init" before "reset" to bring all DAC outputs |
| |
14 |
back to 50 mV. |
| |
15 |
|
| |
16 |
=== Notes: === |
| |
17 |
|
| |
18 |
If the "dac init" Vref value is left at a non-standard offset, |
| |
19 |
the DACs may be inoperable after a soft reset. |
| |
20 |
|
| |
21 |
If "stage1" code in BRAM has been corrupted, power cycling |
| |
22 |
may be required. |
